



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit: 2186

Examiner: Pierre-Michel Bataille

APJ JFW

Serial No.: 10/620,406

Filed: 7/16/2003

In re Application of: Vartti et al.

Title: Programmable Cache Management System and Method

Docket No.: RA-5623

Customer No.: 27516

Date: March 13, 2007

MS Appeal Brief – Patents  
Commissioner of Patents  
P O Box 1450  
Alexandria, VA 22313-1450

**APPELLANT'S AMENDED BRIEF TRANSMITTAL**

Sir:

Transmitted herewith is an Appellant's Amended Brief for this application. Applicant is other than a small entity.

We are transmitting herewith the attached:

- Appellant's Amended Brief Filed Under 37 C.F.R. 1.193 (d) in Triplicate.

**FEE PAYMENT**

Applicant believes no fee is required. If any additional fee is required, charge Account No. 19-3790.

A duplicate of this transmittal is attached.

Respectfully submitted,

*Beth L. McMahon*

Beth L. McMahon  
Attorney for Applicants  
Reg. No.: 41,987  
Tel. No.: (651) 635-7893  
Unisys Corporation  
M.S. 4773  
P.O. Box 64942  
St. Paul, MN 55164-0942

I hereby certify that this correspondence is being deposited in the United States Postal Service as first class mail in an envelope addressed to: MS Appeal Brief – Patents, Commissioner of Patents, Alexandria, VA 22313-1450 on December 4, 2006.

Emily Vogt

*Emily Vogt*  
Signature

March 13, 2007  
Date of Signature



**APPEAL TO THE BOARD OF PATENT APPEALS AND INTERFERENCES**

**Group Art Unit: 2186**

**Examiner: Pierre-Michel Bataille**

**Customer Assg. No.:** 027516

**March 13, 2007**

**Serial No.:** 10/620,406

**Filed:** 7/16/2003

**In re Application of:** Varti et al.

**Title:** Programmable Cache Management System and Method

**Docket No.:** RA-5623

**APPELLANT'S AMENDED BRIEF**

MS Appeal Brief - Patents  
Commissioner of Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450


This brief is being submitted on February 16 in response to a Notification of Non-Compliant Appeal Brief under 37 CFR §41.37 dated 3/01/2007. In that Notification, Applicant's Appeal Brief filed on January 3, 2007 was deemed to be non-compliant for failing to contain the required headings. Additionally, the claimed invention was not mapped to independent Claims 1, 16, and 28. In accordance with this Notification, this Amended Appeal Brief includes all required headings. This Brief further maps the invention to independent Claims 1, 16, and 28. Therefore, it is respectfully submitted that this Amended Appeal Brief complies with all requirements of 37 CFR §41.37.

This Amended Appeal Brief is being filed within one month of the Notification of Non-Compliant Appeal Brief dated 3/1/2007. It is therefore believed no extension of time is required to enter this Brief. However, if an extension is required, please consider this a petition therefore and charge the extension fee to deposit account number 19-3790 along with any additional fees required to enter these papers. Appellant requests that this amended Appeal Brief be made of record and fully considered.

---

**CERTIFICATE OF MAILING (37 CFR 1.8(a))**

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Box MS Appeal Brief - Patents, Commissioner of Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date shown below:

  
(Emily Vogt)

**March 13, 2007**

**Table of Contents**

Real Party in Interest.....	3
Related Pending Appeals and Interferences.....	3
Status of Claims.....	3
Status of the Amendments.....	3
Summary of Claimed Subject Matter.....	3
Grounds of Rejection to be Reviewed on Appeal.....	10
Arguments.....	11
Conclusion and Request for Relief.....	25
Claims Appendix.....	26
Evidence Appendix.....	35
Related Proceedings Appendix.....	35

**Real Party In Interest**

The real party in interest is Unisys Corporation, with an address as follows:

Unisys Corporation  
Township Line and Union Meeting Roads  
Blue Bell, Pennsylvania 19424

Unisys Corporation is the real party in interest through an assignment from the inventors of their entire interests, having a recordation date of 7/16/2003 at Reel/Frame 014319/0156.

**Related Pending Appeals and Interferences**

There are no pending appeals or interferences related to the subject Appeal.

**Status of Claims**

Claims 1-37 remain pending, and stand finally rejected.

**Status of the Amendments**

A first amendment was filed on March 1, 2006 to amend Claims 1, 2, 16, 17, 25, 28, 30. This amendment has been entered.

No further amendments have been submitted or entered.

A clean copy of Claims 1-37, as amended, is provided as Appendix A.

**Summary of Claimed Subject Matter**

Applicants' invention provides a programmable mechanism to control a cache and associated tag logic. In one embodiment, the cache resides within a processing

node that includes one or more instruction processors (IPs) for executing instructions. This processing node is coupled to a main memory. Data may be retrieved from main memory and provided to the processing node for use by one or more of the IPs in that node. When this occurs, one or more programmable indicators are used to determine whether the tag logic of the cache will be updated to track the presence of that data within the processing node. One or more other programmable indicators may be used to determine whether the data will be stored within the cache.

The foregoing may be described in more detail in reference to Applicants' drawings. In Figure 1, processing nodes 120A and 120B are coupled to the main memory 100.<sup>1</sup> Each processing node includes one or more IPs to execute instructions, such as IPs 110A – 110D of processing node 120A. Each processing node further includes control logic that is referred to as a processor node director (PND) 102. Each PND includes a cache 206 and associated cache tag logic 204, as shown in Applicants' Figure 2.

When an IP makes a request to read data, and if it is determined that the data is not already resident within the processing node, the request is forwarded to the main memory. In response, the main memory will return the requested data to the PND of the processing node. The PND then determines how that data is to be handled. In one embodiment, the various ways the PND may handle the data include the following:

---

<sup>1</sup>Applicants' main memory is also referred to as the Storage Coherency Director, or SCD, as set forth in Applicants' Specification ("Specification") p. 9 ll. 16-17.

- a.) provide the data to the requesting IP, store the data in the cache 206, and update the cache tags 204<sup>2</sup>;
- b.) provide the data to the requesting IP, update the cache tags to indicate presence of the data in the processing node, but do not store the data within the cache<sup>3</sup>; or
- c.) provide the data to the requesting IP, but do not update the cache tags and do not store the data in the cache<sup>4</sup>.

The above discussion focuses on how the PND operates when data is received from main memory. The PND may also receive data from an IP as well as from the main memory. For instance, an IP may update data in its private cache and then provide that data to the PND. In a manner that is similar to that described above, the PND will determine whether to store this data in cache and/or update the cache tags to track the presence of this data within the processing node. In some cases, the data is merely forwarded to main memory without doing either of these things.

The way in which the PND handles data is selected using programmable indicators. These indicators are stored within a programmable storage device shown as cache control store RAM 216 of Applicants' Figure 2. In one particular embodiment, the indicators are stored within a storage mode field 218 of the cache

---

<sup>2</sup> See, for example, Default Replacement Mode described in pp. 22-26.

<sup>3</sup> See, for example, Selective Replacement described in pp. 27-29.

<sup>4</sup> Store-Through Mode described in pp. 30-31 or Cache-Not-Present Mode described in pp. 31-34.

control store RAM.<sup>5</sup> These indicators select a mode of operation that determines when data is to be stored to cache and/or when cache tags are to be updated to track the presence of the data in the processing node. For example, in a comprehensive replacement mode, generally all data is stored to cache and tracked by the cache tags. In contrast, in a selective replacement mode, the presence of the data within the processor node may be tracked by the tags, but that data is not necessarily stored to the cache. In a cache-not-present mode, data is neither stored to cache nor tracked by the cache tags.

In another embodiment, one or more other programmable fields are used instead of the storage mode field 218 to control which data is stored to cache and/or when that data is tracked by the cache tags. Such fields include a programmable response type field 282, a programmable processor operation type field 284, and a programmable processor field 286. Use of these fields is described in detail in Applicants' Specification.<sup>6</sup>

Applicants' invention allows a user to tailor operation of the system to individual requirements. For instance, a user may desire a less expensive system that does not contain cache logic 106. In this case, the system will be programmed to operate without use of this cache or the associated tags<sup>7</sup>. In a second scenario, a user may be running an application wherein IPs are performing a large number of updates to memory data in their respective private caches. In this case, the system will operate more efficiently if data obtained from main memory is provided directly

---

<sup>5</sup> Specification p. 21 ll. 20-23.

<sup>6</sup> Specification p. 32 l. 5 – p. 34 l. 17.

<sup>7</sup> Specification p. 34 l. 23 – p. 35 l. 3.

to a requesting IP without being stored in the shared cache 106<sup>8</sup>. During this type of operation, the mode is set so that the cache tags track the presence of the data in the processing node, but the data is not stored to the shared cache 106 upon delivery from main memory. In yet another scenario, it may be desirable to track all data via the tags and store all data in the shared cache.<sup>9</sup>

#### Mapping of the Invention to Independent Claim 1

Some of the aspects of Applicants' invention that are discussed above are described in Applicants' Claim 1 as follows:

A memory system, comprising:

a programmable storage device<sup>10</sup> to store one or more indicators<sup>11</sup>;

a cache<sup>12</sup>;

cache tag logic<sup>13</sup>; and

a control circuit<sup>14</sup> coupled to the storage device, the cache, and to the cache tag logic, the control circuit to receive data for possible retention in the cache

---

<sup>8</sup> Specification p. 35 ll. 16-21.

<sup>9</sup> See "Mode Selection", Specification pp. 34-37.

<sup>10</sup> Cache control store RAM 216 of Applicants' Fig. 2. See, for example, Specification p. 17 ll. 20-24 and p. 21 ll. 20-24.

<sup>11</sup> In one embodiment, storage mode field 218 of the cache control store RAM 216 is used for this purpose. In other embodiments, fields 282, 284, and/or 286 are used instead. See, for example, Specification p. 17 ll. 20-24 and p. 21 ll. 20-24.

<sup>12</sup> Cache 206 of Applicants' Fig. 2. See, for example, Specification p. 15 ll. 19-20 and p. 23 ll. 1-17.

<sup>13</sup> Cache tag logic 204 of Fig. 2. See, for example, Specification p. 15 l. 20, p. 16 l. 1 – p. 17 l. 13, and p. 22 ll. 20-24.

<sup>14</sup> Cache control logic 202 of Fig. 2. See, for example, Specification p. 15 ll. 21-23, p. 16 ll. 2-4, and p. 23 ll. 3-7.



and to determine, based on the state of the one or more indicators<sup>15</sup>, whether to update the cache tag logic to track the data.

#### Mapping of the Invention to Independent Claim 16

Some of the aspects of Applicants' invention that are discussed above are described in Applicants' Claim 16 as follows:

A method of controlling a memory system having cache tags<sup>16</sup> to record which data is stored within one or more associated caches<sup>17</sup>, and further having one or more programmable control indicators<sup>18</sup>, comprising:

a.) obtaining data<sup>19</sup>; and

b.) determining whether to update the cache tags to record the data based on the state of one or more of the control indicators<sup>20</sup>.

---

<sup>15</sup> In one embodiment, storage mode field 218 of the cache control store RAM 216 is used for this purpose. In other embodiments, fields 282, 284, and/or 286 are used instead. See, for example, Specification p. 17 ll. 20-24 and p. 21 ll. 20-24.

<sup>16</sup> Cache tag logic 204 of Fig. 2. See, for example, Specification p. 15 l. 20, p. 16 l. 1 – p. 17 l. 13, and p. 22 ll. 20-24.

<sup>17</sup> Cache 206 of Applicants' Fig. 2, which is representative of the other caches in other processor node directors of Fig. 1. See, for example, Specification p. 15 ll. 19-20 and p. 23 ll. 1-17.

<sup>18</sup> See Specification p. 22 l. 20 – p. 32 l. 5 for a discussion of the various modes that may be selected by the indicators to control operation of cache control logic 202.

<sup>19</sup> Step 302 of Fig. 3 and step 400 of Fig. 4. See, for example, Specification p. 39 ll. 19-23 and p. 40 ll. 19-22.

<sup>20</sup> Steps 304, 306, and 308 of Fig. 3 and steps 406 and 408 of Fig. 4. Specification p. 39 line 19 – p. 40 line 15 and p. 41 ll. 10-18.

Mapping of the Invention to Independent Claim 28

Some of the aspects of Applicants' invention that are discussed above are described in Applicants' Claim 28 as follows:

A memory system, comprising:

main memory means<sup>21</sup> for storing data;

cache means<sup>22</sup> for storing a subset of the data; and

programmable storage means<sup>23</sup> for storing control indicators<sup>24</sup> to determine how the subset of the data is to be selected.

---

<sup>21</sup> Storage Coherency Director (SCD) 100 of Fig. 1. Specification p. 9 ll. 1-19.

<sup>22</sup> Cache 206 of Applicants' Fig. 2. See, for example, Specification p. 15 ll. 19-20 and p. 23 ll. 1-17.

<sup>23</sup> Cache control store RAM 216 of Applicants' Fig. 2. See, for example, Specification p. 17 ll. 20-24 and p. 21 ll.20-24.

<sup>24</sup> In one embodiment, storage mode field 218 of the cache control store RAM 216 is used for this purpose. In other embodiments, fields 282, 284, and/or 286 are used instead. See, for example, Specification p. 17 ll. 20-24 and p. 21 ll.20-24.

**Grounds of Rejection to be Reviewed on Appeal**

I. Whether Claims 1-14, 16-26, and 28-37 are anticipated under 35 USC §102(b) by U.S. Patent Number 5,913,224 to MacDonald (hereinafter, "MacDonald").

This issue may be divided into the following sub-issues A - F:

A.) Whether the MacDonald memory controller teaches Applicants' one or more indicators.

B.) Whether the MacDonald cache management unit teaches Applicants' control circuit and/or indicators.

C.) Whether the embodiment of MacDonald Figure 5 teaches Applicants' control circuit and/or indicators.

D.) Whether MacDonald Figure 4 teaches Applicants' control circuit and/or indicators.

E.) Whether the MacDonald lock bits teach Applicants' programmable storage device.

F.) Whether the MacDonald translation look-aside buffer teaches Applicants' programmable storage device.

II. Whether Claims 15 and 27 are unpatentable over MacDonald under 35 USC §103(a).

**Argument**

I. Whether Claims 1-14, 16-26, and 28-37 are anticipated under 35 USC §102(b) by U.S. Patent Number 5,913,224 to MacDonald (hereinafter, "MacDonald").

Before considering this issue in detail, the MacDonald system is summarized for discussion purposes.

MacDonald discloses a cache configuration which normally operates using a least-recently-used (LRU) replacement mechanism. That is, during normal system operation, when data is received from system memory, a cache management unit stores this new data into cache by aging out other data that is determined to be least-recently used. This is described in MacDonald as follows:

"...under normal cache operation...the least most recently used cached data is replaced by presently accessed data."<sup>25</sup>

---

<sup>25</sup> MacDonald Abstract II. 11-13. See also MacDonald col. 5 ll. 60-63.

According to the MacDonald system, this normal LRU operation can be overridden by a processor when that processor is reading "real-time" code. This occurs as follows:

"An output signal from the processor during the reading of the real-time code indicates to the cache subsystem the real-time nature of the code. In response, the cache subsystem locks the code into the cache preventing overwriting the code with more recently used data. The real-time code is locked into cache by setting a lock bit associated with each line of cache containing the real-time code."<sup>26</sup>

This locking of the code in the cache prevents the real-time code from being aged out of cache according to the normal LRU replacement mechanism. This, in turn, allows the processor to complete code execution without accessing system memory, as follows:

"Once locked, the line of data cannot be overwritten pursuant to normal cache behavior in which the least recently used cache line is overwritten by new data..."<sup>27</sup>

The embodiment described above uses lock bits to lock real-time code into cache. In an alternative embodiment, the MacDonald system uses address registers rather than lock bits to implement the locking mechanism. This address registers define which memory addresses contain real-time code. If locking capability is enabled, and if the processor makes a read request to an address of memory that stores real-time code as determined by the contents of an address register, the retrieved real-time code is stored in a dedicated cache data way that is not subject to an LRU replacement mechanism. Otherwise, the retrieved data/code

---

<sup>26</sup> MacDonald col. 3 ll. 5-12.

<sup>27</sup> MacDonald col. 6 ll. 6-9.

is stored to a different cache data way that is subject to an LRU replacement mechanism.<sup>28</sup>

In MacDonald, regardless of which embodiment is being considered, or whether real-time code or some other type of code/data is received from main memory, all code/data provided to the MacDonald cache is stored to the cache and tracked by the MacDonald cache tags. In other words, MacDonald does not teach, or even suggest, any scenario wherein data that is provided to the cache will not be tracked by the cache tags, or will not be stored to the cache. It follows that MacDonald does not teach Applicants' indicators that are used to determine whether the cache tags will track data that is provided to the cache. This is described in detail below.

With the foregoing summary available for discussion purposes, a more detailed analysis of MacDonald is provided in reference to Applicants' representative Claim 1. As discussed above, Applicants' Claim 1 includes a control circuit that receives data that may possibly be retained in Applicants' cache. The control circuit uses the state of one or more indicators stored within a programmable storage device to determine whether to update the cache tag logic to track the data.<sup>29</sup>

In regard to Applicants' control circuit and indicators, the Examiner, quoting MacDonald, asserts:

"Column 5 lines 3-8 – State that the cache management unit directs data transfers in and out of the L2 cache, and orchestrates the transfer of data, address and control signals between local bus and system memory, and also includes a memory controller (a.k.a. indicator))"<sup>30</sup>

---

<sup>28</sup> MacDonald col. 3 ll. 24-40.

<sup>29</sup> Applicants' Claim 1 ll. 2 and 5-8.

As best understood, it appears the Examiner is hereby asserting:

A.) the MacDonald memory controller teaches Applicants' one or more indicators; and

B.) the MacDonald cache management unit 202 teaches Applicants' control circuit.

These and other considerations are discussed in turn in regard to the following sub-issues.

A.) Whether the MacDonald memory controller teaches Applicants' one or more indicators.

MacDonald does not describe the memory controller in any detail, and this element does not appear in any of the MacDonald drawings. In fact, the only reference in the entire MacDonald description to the memory controller is as follows:

"Cache management unit 202 preferably includes a memory controller for providing access to L2 cache memory 201. The memory controller may be any one of a number of commonly known memory controllers compatible with the selected CPU core 110 and overall computer architecture. Such a memory controller may be located as part of the processor 101."<sup>31</sup>

Beyond this brief reference, MacDonald is silent about how the memory controller operates. As may be appreciated, this reference does not in any way teach, or even allude to, any indicators. This passage likewise does not teach any programmable storage device to store such indicators, as described by Applicants' Claim 1. Thus, the Examiner's apparent assertion that the memory controller teaches Applicants'

---

<sup>30</sup> Final Rejection of the Claims dated 4/25/2006 (hereinafter "Final Rejection"), p. 3 ll. 1-5.

indicators is not understood. This memory controller does not teach, or even suggest, Applicants' indicators as described in Applicants' Claim 1.

B.) Whether the MacDonald cache management unit teaches Applicants' control circuit and/or indicators.

The cache management unit 202 is included in the first MacDonald embodiment, which is illustrated in MacDonald Figure 2. As discussed above, that embodiment employs lock bits to lock real-time code into the L2 cache. In the description of Figure 2, any and all data received from system memory by the cache management unit (including real-time code and any other code/data) is stored in cache. For instance, when real-time code is retrieved from memory, MacDonald states that the processor stores the code in cache and locks the cache line so that code is ineligible for replacement according to the LRU algorithm.<sup>32</sup> Likewise, when any other code/data is retrieved from memory, "normal cache behavior" is employed wherein that code/data is likewise stored to cache. However, in this case, the lock bits are not activated such that this code/data will be eligible for replacement according to the normal LRU algorithm.<sup>33</sup> Because all information that is provided to the cache is stored within the cache, it follows that the cache tags must always be updated to reflect the presence of the data within the cache.

Further in support of the foregoing, it may be noted that the very use of the lock bits indicates that both real-time code and nonreal-time code/data are cached.

---

<sup>31</sup> MacDonald col. 5 ll. 6-13.

<sup>32</sup> MacDonald col. 6 ll. 29-36, emphasis added.



That is, if only real-time code were cached by the MacDonald system, all locations in cache that stored valid information, as determined by valid bits<sup>34</sup>, could be considered locked. In this case, the use of the lock bits would be entirely unnecessary.

MacDonald Figure 2 further supports the proposition that all code/data is stored to cache. In particular, Figure 2 illustrates the system memory 300 as being coupled directly to the L2 cache subsystem via bus interface 235. According to that configuration, it appears any data received from the system memory must be stored to cache before being provided to processor 101. There is no interface whereby code/data is provided directly from system memory to the processor.

To summarize, nothing in MacDonald describes the cache management unit 202 as caching, and/or as tracking via the tags, a selected sub-set of received code/data. In particular, nothing in MacDonald describes the cache management unit 202 as using indicators that are retained in any programmable device to determine whether to update cache tags to track received data. Instead, MacDonald describes the cache management unit 202 as caching all received data. Therefore, the MacDonald cache management unit 202 does not teach Applicants' control circuit and/or indicators as described in Applicants' Claim 1.

C.) Whether the MacDonald embodiment shown in MacDonald Figure 5 teaches Applicants' control circuit and/or indicators.

---

<sup>33</sup> MacDonald col. 6 ll. 7-10, emphasis added.

<sup>34</sup> MacDonald col. 6 ll.34-40.

The foregoing discussion focuses on the Examiner's assertion that the MacDonald cache management unit 202 teaches Applicants' control circuit. This cache management unit 202 is included in a first embodiment of the MacDonald system shown in Figure 2. As previously discussed, this embodiment utilizes lock bits to lock real-time code into cache. For completeness, and although the Examiner does not raise this issue, the additional MacDonald embodiment shown in Figure 5 is also considered in reference to Applicants' Claim 1.

The second MacDonald embodiment provides a dedicated cache way 1 to store all real-time code, and a different cache way 0 to store all other code/data. Thus, when real-time code is retrieved from system memory, that code is

“...stored in data way 1 without replacing any other real-time code.”<sup>35</sup>

When other (nonreal-time) code/data is retrieved from system memory, that code/data is stored

“...in data way 0 preferably according to the least recently used algorithm described previously.”<sup>36</sup>

As may be appreciated from the foregoing, the second MacDonald embodiment operates in a manner similar to the first embodiment. That is, all code/data retrieved from system memory is stored within the cache regardless of whether that code/data is real-time code, or some other code/data. Therefore, all such data must likewise be tracked by the cache tags. There is no teaching regarding the MacDonald second embodiment wherein a programmable storage

---

<sup>35</sup> MacDonald col. 10 ll. 34-36, emphasis added.

device stores indicators that determine whether data received by the cache will be tracked by cache tags. Thus, the second MacDonald embodiment does not teach Applicants' control circuit and/or indicators of Claim 1.

D.) Whether the flow diagram of MacDonald Figure 4 teaches Applicants' control circuit and/or one or more indicators.

Although the Examiner does not raise this issue, for completeness sake it is next considered whether anything in the flow diagram of Figure 4 teaches Applicants' control circuit and/or indicators.

MacDonald Figure 4 is a flow diagram that summarizes the operation of the first MacDonald embodiment. Recall that according to this embodiment, real-time code is locked in cache by activating lock bits. Nonreal-time code/data is cached, but not locked, and is therefore eligible for replacement using an LRU algorithm. In accordance with this embodiment, MacDonald Figure 4 includes a decision step 420 for determining whether retrieved code is real-time code. If so, the code is locked into the cache, as shown in step 440. If the code is not real-time, MacDonald describes that "known protocols" are employed in step 425 to handle this code.<sup>37</sup> These "known protocols", also described elsewhere in MacDonald as "normal cache behavior", involve storing, but not locking, the code so that it is eligible for replacement using an LRU algorithm.<sup>38</sup> In either case, MacDonald describes the

---

<sup>36</sup> MacDonald col. 10 ll. 53-55, emphasis added.

<sup>37</sup> MacDonald col. 8 l. 20.

<sup>38</sup> MacDonald col. 8 l. 20 and col. 6 ll. 7-10.

code as being replaced in cache, requiring that the tags likewise be updated to track that code.

As was discussed above, the very use of the locking mechanism in step 440 of Figure 4 indicates that all code/data is cached. In other words, if only real-time code were ever cached, every cache location that stored valid information as indicated by an associated valid bit<sup>39</sup> could be considered real-time code. All cached information could therefore be handled as though it were locked, and the use of lock bits would be entirely superfluous. This is not the case, however. That is, in MacDonald, the lock bits are needed to identify the real-time code because caching occurs for all code/data that is provided to cache.

To summarize, nothing in MacDonald Figure 4 teaches Applicants' control circuit or indicators to determine whether cache tags are to be updated to track data received by the cache.

E.) Whether the MacDonald lock bits teach Applicants' programmable storage device.

Next, the Examiner's assertions regarding Applicants' programmable storage device are considered. The Examiner states that the MacDonald programmable cache teaches Applicants' programmable storage device.<sup>40</sup> This assertion was made in reference to the first MacDonald embodiment that utilizes programmable

---

<sup>39</sup> MacDonald col. 5 ll. 34-36.

<sup>40</sup> Final Rejection p. 2, section 4, ll. 5-6.

lock bits<sup>41</sup> to override the normal LRU replacement mechanism of the cache. Thus, according to one interpretation of this rejection, the Examiner may be asserting that the MacDonald programmable lock bits 230<sup>42</sup> teach Applicants' programmable storage device and indicators.

The MacDonald lock bits do not teach Applicants' indicators for at least the reason that the lock bits do not control whether the MacDonald cache tags are updated. As discussed above, the MacDonald cache tags are updated for any and all code/data received from system memory regardless of whether that code/data is real-time code. Therefore, the MacDonald lock bits do not teach Applicants' programmable storage device or Applicants' stored indicators that determine whether the cache tags are updated.

F.) Whether the MacDonald translation look-aside buffer teaches Applicants' programmable storage device.

Finally, when the Examiner cites the MacDonald programmable cache as teaching Applicants' programmable storage device, it is possible that the Examiner is more specifically alluding to the MacDonald translation look-aside buffer (TLB) as teaching this programmable storage device. The TLB contains real-time code bits 153 that specify whether information stored at an associated physical page address in system memory is real-time code.<sup>43</sup> The processor uses the real-time code bits to

---

<sup>41</sup> Final Rejection p. 2, which rejects Claim 1 based on the MacDonald first embodiment.

<sup>42</sup> MacDonald Fig. 2.

<sup>43</sup> MacDonald col.4 ll. 50-54 in reference to Figure 2.

determine whether to assert its lock signal and indicate that retrieved information is to be locked in the cache.<sup>44</sup>

The TLB and the real-time code bits do not teach Applicants' programmable storage device and indicators for at least the reason that the MacDonald real-time code bits are not used to determine whether to update cache tags. As discussed above, the MacDonald cache tags are updated for all received code/data, regardless of whether the code/data is real-time code, and regardless of the state of the real-time code bits.

In conclusion, MacDonald does not teach each and every element of Applicants' Claim 1 as required by USC §102(b). Specifically, MacDonald does not teach Applicants' control circuit that determines, based on the state of one or more indicators, whether to update cache tags to track received data. Moreover, MacDonald does not teach Applicants' programmable storage device to store the one or more indicators. For at least these reasons, this rejection is improper, and shown be overturned.

The remaining independent Claims 16 and 28 recite similar aspects as those set forth in representative Claim 1. In a manner similar to that described above, MacDonald does not teach each and every element of these additional independent Claims. Likewise, MacDonald does not teach each and every element of the various dependent Claims 2-14, 17-26, and 29-37 that depend from a respective one of independent Claims 1, 16 and 28. Therefore, the Examiner has failed to set forth a prima facie case of anticipation for Applicants' pending Claims 1-14, 16-26,

---

<sup>44</sup> MacDonald col. 6 lines 46-51.

and 28-37 as required by 35 USC §102(b), and it is requested that this rejection be overturned.

II. Whether Claims 15 and 27 are unpatentable over MacDonald under 35 USC §103(a.)

Claims 15 and 27 relate to the aspect of Applicants' invention wherein mode switch logic 290 of Figure 2 may automatically re-program one or more of the indicators stored within cache control store RAM 216. This thereby changes the mode in which Applicants' system is executing.

As an example of the use of the mode switch logic 290, assume Applicants' system is operating in selective replacement mode. According to this mode, not all data that is received by the cache is replaced in the cache.<sup>45</sup> For example, if data is provided to the cache from main memory with write privileges, the tags will be updated but the data will not be stored to cache. While operating in this mode, mode switch logic 290 monitors the number of cache misses per unit time. If this number exceeds a programmed threshold value, mode switch logic automatically modifies the mode of operation to one that causes all data to be both cached and tracked by the tags. This allows the system to operate more efficiently.<sup>46</sup>

Next, the specific language of representative Claim 15 is considered. This Claim is as follows:

---

<sup>45</sup> Specification p. 27 l. 8 – p. 29 l. 18.

<sup>46</sup> For example, Specification p. 34 l. 20 – p. 39 l. 14 provides a discussion of mode switch logic.

15. The method of Claim 1, and further including mode switch logic<sup>47</sup> coupled to the programmable storage device<sup>48</sup> to automatically re-program at least one of the indicators in response to monitored conditions occurring within the memory system<sup>49</sup>.

The Examiner cites the MacDonald write-back circuit of column 5 lines 47-52 as teaching Applicants' mode switch logic. This passage is as follows:

"Cache management unit 202 includes an address tag and state logic circuit (not specifically shown) that contains and manages the address tag and state information. A comparator circuit for determining whether a cache hit has occurred, and a snoop write-back circuit that controls the write back of dirty data within L2 cache memory 201 (sic)."<sup>50</sup>

In regard to this passage, the Examiner states:

"...there is a write-back circuit that replaces data within the L2 cache based on a certain state...Therefore, stating that [Applicants' indicators are re-programmed] automatically does not change the purpose or the functionality of the claimed invention. Therefore, it would have been obvious to one of ordinary skill in the art to enable MacDonald's 'Programmable Cache' to automate the re-programming in order to make the whole programming process faster and more user-friendly."<sup>51</sup>

The write-back circuit is mentioned only once in the entire MacDonald disclosure in the passage cited above. Because of the lack of description in MacDonald regarding the write-back circuit, as well as the lack of specificity in the Examiner's assertions, this rejection is difficult to address. However, in attempt to address this rejection, discussion returns to the subject matter of Claim 15. As

---

<sup>47</sup> Mode switch logic 290 of Figure 2.

<sup>48</sup> Cache control store RAM 216 of Figure 2.

<sup>49</sup> Operation of the mode switch logic is described in detail in Applicants' Figure 5.

<sup>50</sup> MacDonald col. 5 ll. 47-52.

<sup>51</sup> Final Rejection, paragraph bridging pp. 11 and 12.



previously described, this Claim describes mode switch logic that automatically re-programs Applicants' indicators in response to monitored conditions. As discussed at length above, these indicators control whether Applicants' control circuit will update cache tag logic to track received data<sup>52</sup>. The MacDonald system does not teach, or even suggest, any such indicators. Rather, in MacDonald, cache tags are always updated when data is provided to the cache from system memory.

Because MacDonald does not teach, or in any way suggest, the type of indicators described by Applicants' Claim 1, MacDonald does not in any way suggest any circuit for re-programming such indicators. In particular, the MacDonald write-back circuit cited by the Examiner is likely used to store updated data from cache to system memory. Nothing regarding this functionality in any way relates to the re-programming of indicators such as described in Applicants' Claims 1 and 15.

To summarize, nothing in MacDonald in any way suggests mode switch logic to automatically re-program indicators of a type described by Applicants' Claim 1. Therefore, the rejection of representative Claim 15 is improper for this reason, as well as all of the reasons discussed above in regards to Issue I. The rejection of Claim 27, which includes aspects similar to those set forth in Claim 15, is likewise improper. For these reasons, it is respectfully submitted that Claims 15 and 27 are not unpatentable over MacDonald.

---

<sup>52</sup> Claim 1 ll. 5-8.

**Conclusion and Request for Relief**

Applicants' Claims 1-37 are patentable over MacDonald. This reference does not teach each and every element of Applicants' independent Claims 1, 16, and 28 and respective dependent Claims 2-14, 17-26, and 29-37. The Examiner has therefore failed to set forth a prima facie case of anticipation under 35 USC §102(b) in regards to these Claims. Furthermore, MacDonald does not even begin to suggest the additional aspects of dependent Claims 15 and 27, and these Claims are therefore not unpatentable over MacDonald. It is respectfully requested that the rejection of all Claims be overturned, and the Claims be passed to issue.

Respectfully submitted,

Beth L. McMahon 3/13/2007

Beth L. McMahon  
Attorney for Applicants  
Reg. No. 41,987  
Telephone No. 651-635-7893  
UNISYS Corporation  
M.S. 4773  
PO Box 64942  
St. Paul, MN 55164-0942

**Claims Appendix**

Presented is a clean set of Claims 1-37 as last amended March 1, 2006.

We Claim:

- 1    1.    (Previously Amended) A memory system, comprising:  
2            a programmable storage device to store one or more indicators;  
3            a cache;  
4            cache tag logic; and  
5            a control circuit coupled to the storage device, the cache, and to the cache  
6 tag logic, the control circuit to receive data for possible retention in the cache and to  
7 determine, based on the state of the one or more indicators, whether to update the  
8 cache tag logic to track the data.
  
- 1    2.    (Previously Amended) The memory system of Claim 1, and wherein the  
2 control circuit further includes circuits to determine, based on the one or more  
3 indicators, whether to store the data to the cache.
  
- 1    3.    (Original) The memory system of Claim 2, wherein one of the indicators  
2 indicates the cache is not available for use.
  
- 1    4.    (Original) The memory system of Claim 2, and further including:  
2            at least one requester coupled to the control circuit to request data from, and  
3 store data to, the cache;  
4            a main memory to provide to the cache requested data that is not stored  
5 within the cache; and

6            wherein the control circuit includes a circuit that may replace the data in the  
7       cache based on the state of the indicators.

1       5.       (Original) The memory system of Claim 4, wherein the main memory provides  
2       data to the cache in response to a request that is any one of multiple request types,  
3       wherein at least one of the indicators identifies one or more of the request types,  
4       and wherein the control circuit prevents the replacement of the data in the cache if  
5       the data was provided in response to any of the identified request types.

1       6.       (Original) The memory system of Claim 4, wherein the one or more request  
2       types includes a request type indicating the data will be modified by a requester.

1       7.       (Original) The memory system of Claim 4, wherein at least one of the  
2       indicators identifies one or more of the at least one requester, and wherein the  
3       control circuit replaces the data in the cache if the data was returned from the main  
4       memory in response to a request issued by any of the identified requesters.

1       8.       (Original) The memory system of Claim 4, wherein the main memory  
2       provides data to the cache with a response that is any one of multiple response  
3       types, wherein at least one of the indicators identifies one or more of the response  
4       types, and wherein the control circuit replaces the data in the cache if the data is  
5       returned from the main memory with any of the identified response types

1 9. (Original) The memory system of Claim 2, and further including at least one  
2 requester coupled to the control circuit to return data to the cache tag logic, and  
3 wherein the control circuit determines whether to store the returned data to the  
4 cache based on the state of at least one of the indicators.

1 10. (Original) The memory system of Claim 9, wherein the at least one requester  
2 returns data to the cache tag logic during an operation that is any one of multiple  
3 operation types, wherein the indicators include an indicator to identify one or more  
4 of the operation types, and wherein the control circuit stores the returned data to the  
5 cache if the returned data is returned during any of the identified operation types

1 11. (Original) The memory system of Claim 10, wherein the control circuit is  
2 further adapted to store the returned data to the cache based, at least in part, on  
3 whether a cache hit occurred.

1 12. (Original) The memory system of Claim 9, and further including a main  
2 memory coupled to the control circuit, and wherein the control circuit is adapted to  
3 forward the returned data to the main memory based, at least in part, on the state of  
4 at least one of the indicators.

1 13. (Original) The memory system of Claim 12, wherein memory coherency  
2 actions may be incomplete for the returned data or for associated data retained by  
3 the at least one requester or the cache, and further including a request tracking

4 circuit coupled to the control circuit to prevent the returned data from being  
5 forwarded to the main memory until all of the memory coherency actions have been  
6 completed for the returned data or for the associated data.

1 14. (Original) The memory system of Claim 1, wherein the programmable  
2 storage device includes circuits to store microcode, and wherein the control circuit is  
3 controlled by the microcode..

1 15. (Original) The method of Claim 1, and further including mode switch logic  
2 coupled to the programmable storage device to automatically re-program at least  
3 one of the indicators in response to monitored conditions occurring within the  
4 memory system.

1 16. (Previously Amended) A method of controlling a memory system having  
2 cache tags to record which data is stored within one or more associated caches,  
3 and further having one or more programmable control indicators, comprising:  
4 a.) obtaining data; and  
5 b.) determining whether to update the cache tags to record the data based on  
6 the state of one or more of the control indicators.

1 17. (Previously Amended) The method of Claim 16, and further including  
2 determining whether to store the data in a predetermined one of the associated  
3 caches based on the state of one or more of the control indicators.

1 18. (Original) The method of Claim 17, wherein the memory system includes a  
2 main memory coupled to the cache tags, and wherein the obtaining step includes:  
3 providing a request for the data to the main memory; and  
4 receiving the data from the main memory.

1 19. (Original) The method of Claim 18, wherein the request is any one of multiple  
2 types, wherein one of the control indicators identifies one or more of the multiple  
3 request types, and wherein at least one of the determining steps is performed  
4 based, at least in part, upon whether the request is any of the identified response  
5 types.

1 20. (Original) The method of Claim 18, wherein the data is provided from the  
2 main memory with a response type that is any one of multiple response types,  
3 wherein one of the control indicators identifies one or more of the multiple response  
4 types, and wherein at least one of the determining steps is performed based, at  
5 least in part, upon whether the request is any of the identified response types.

1 21. (Original) The method of Claim 18, wherein the memory system is coupled to  
2 at least one requester, wherein one of the control indicators identifies one or more of  
3 the at least one requester, and wherein at least one of the determining steps is  
4 performed based, at least in part, upon whether the request was initiated by any of  
5 the identified requesters.

1 22. (Original) The method of Claim 17, wherein the memory system is coupled to  
2 at least one requester, and wherein step a.) includes obtaining the data from any  
3 one of the at least one requester.

1 23. (Original) The method of Claim 22, wherein the data is obtained during an  
2 operation that is any of multiple operation types, wherein one of the control  
3 indicators identifies one or more of the operation types, and wherein at least one of  
4 the determining steps is based, at least in part, on whether the data is obtained  
5 during any of the identified operation types.

1 24. (Original) The method of Claim 23, wherein at least one of the determining  
2 steps is based, at least in part, on whether a cache hit occurs.

1 25. (Previously Amended) The method of Claim 22, wherein the memory system  
2 includes a main memory, and further including providing the data to the main  
3 memory instead of storing the data into the predetermined one of the associated  
4 caches.

1 26. (Original) The method of Claim 25, wherein the data is associated with  
2 incomplete memory coherency actions, and further including preventing the data  
3 from being provided to the main memory until all incomplete memory coherency  
4 actions have been completed.



1 27. (Original) The method of Claim 16, and further comprising:  
2 c.) monitoring conditions within the memory system; and  
3 d.) automatically re-programming at least one of the control indicators based  
4 on one or more of the monitored conditions.

1 28. (Previously Amended) A memory system, comprising:  
2 main memory means for storing data;  
3 cache means for storing a subset of the data; and  
4 programmable storage means for storing control indicators to determine how  
5 the subset of the data is to be selected.

1 29. (Original) The memory system of Claim 28, wherein requests are issued to  
2 the main memory to retrieve data from the main memory, and wherein the  
3 programmable storage means includes means for selecting the subset of the data  
4 based, at least in part, on a type of request that was issued to retrieve the subset of  
5 the data from the main memory.

1 30. (Previously Amended) The memory system of Claim 28, and further  
2 including one or more requester means for causing data to be retrieved from the  
3 main memory, and wherein the programmable storage means includes means for  
4 selecting the subset of the data based, at least in part, on the identity of one or more  
5 of the requester means that caused data to be retrieved from the main memory.

1 31. (Original) The memory system of Claim 28, wherein the main memory  
2 means includes means for returning a response type to the cache means with data,  
3 and wherein the programmable storage means includes means for selecting the  
4 subset of the data based, at least in part, on the response type.

1 32. (Original) The memory system of Claim 28, and further including requester  
2 means for returning data to the cache means, and wherein the programmable  
3 storage means includes means for selecting whether data returned by the requester  
4 means will be stored to the cache means.

1 33. (Original) The memory system of Claim 32, wherein the requester means  
2 includes means for returning data during any of multiple types of operations, and  
3 wherein the programmable storage means includes means for selecting whether  
4 returned data will be stored to the cache means based, at least in part, on the type  
5 of operation that resulted in return of the data.

1 34. (Original) The memory system of Claim 32, wherein the programmable  
2 storage means includes means for selecting whether data returned by the requester  
3 means will be stored to the cache means based, at least in part, on whether a cache  
4 miss occurred to the cache means.

1 35. (Original) The memory system of Claim 28, and further including mode  
2 switch means for modifying the state of one or more of the control indicators based  
3 on monitored conditions occurring within the memory system.

1 36. (Original) The memory system of Claim 28, and wherein the cache means  
2 includes cache tag means for tracking data that may be stored to the cache means,  
3 and wherein the programmable storage means includes means for determining  
4 whether to update the cache tag means to track data.

1 37. (Original) The memory system of Claim 36, wherein the programmable  
2 storage means includes means for enabling the tracking by the cache tag means of  
3 predetermined data that is not included in the subset of the data stored within the  
4 cache means.

**Evidence Appendix**

(None)

**Related Proceedings Appendix**

(None)